

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/658,936	09/09/2003	Richard M. Fastow	AMD-H0561	3102	
7590 08/18/2005			EXAMINER		
WAGNER, M	URABITO & HAO LLI	NGUYEN, DAO H			
Third Floor Two North Mark	kat Straat	ART UNIT	PAPER NUMBER		
San Jose, CA 95113			2818		
			DATE MAILED: 08/18/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		1 4 4.		A 15 17 1				
Office Action Summary		Applicatio	n No.	Applicant(s)				
		10/658,93	6	FASTOW ET AL.				
		Examiner		Art Unit				
		Dao H. Ng	<u> </u>	2818				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a reprivation of the provision of the	N. 1.136(a). In no eve eply within the statu od will apply and will tute, cause the appli	nt, however, may a reply be tin tory minimum of thirty (30) day expire SIX (6) MONTHS from cation to become ABANDONE	nely filed s will be considered timel the mailing date of this c D (35 U.S.C. § 133).				
Status		•						
1) 又	Responsive to communication(s) filed on 23	June 2005.						
•	This action is FINAL . 2b) This action is non-final.							
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)□ 6)⊠ 7)□	4) ☐ Claim(s) 1,3,7,8,10,12,13 and 21-25 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1,3,7,8,10,12,13 and 21-25 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement.							
Applicat	ion Papers							
10)	The specification is objected to by the Exami The drawing(s) filed on is/are: a) a Applicant may not request that any objection to the Replacement drawing sheet(s) including the corre The oath or declaration is objected to by the	ccepted or b)[he drawing(s) b ection is require	e held in abeyance. Seed if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 C				
Priority (under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachmer	ot(s) ce of References Cited (PTO-892)		4) Interview Summary					
2) Notice 3) Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/ter No(s)/Mail Date	08)	Paper No(s)/Mail D		O-152)			

DETAILED ACTION

1. In response to the communications dated 06/23/2005, claims 1, 3, 7, 8, 10, 12, 13, and 21-25 are active in this application.

Claims 2, 4-6, 9, 11, and 14-20 have been cancelled.

New claims 21-25 have been added.

Remarks

2. Applicant's argument(s) filed 06/23/2005, with respect to the newly amended/added claim(s) 1, 3, 7, 8, 10, 12, 13, and 21-25, have been fully considered, but they are not persuasive. See the following rejections for details.

Claim Objection

3. Claims 1 and 21 are objected to for the following reason: on claim 1, line 5, and claim 21, line 4, the limitation "said silicon dioxide layer" lack(s) an antecedent basis.

This limitation is not priorly defined.

For the purpose of performing the search, Examiner assume, to the best understanding of the Examiner of what Applicant may mean, that Applicant intends to refer to the layer comprising a (first) silicon material defined on line 3 of corresponding claims.

Claim Rejections - 35 U.S.C. § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 5. Claim(s) 1, 3, 10, 12, and 21-23 are rejected under 35 U. S. C. § 102 (e) as being anticipated by U.S. Patent No. 6,713,810 to Bhattacharyya.

Regarding claim 1, Bhattacharyya discloses a flash memory cell, as shown in figs. 10-11, comprising:

a substrate comprising a source/drain regions 58;

a layer 210 comprising a silicon material (ONO material, col. 13, lines 1-8) and adjacent said substrate;

a dielectric layer 52 adjacent said silicon layer 210, said dielectric layer 52 comprising a dielectric material (Si_3N_4 , col. 12, lines 55-58) having a dielectric constant ($k = 6 \sim 7$) greater than that of silicon dioxide (k = 3.9; for further properties of silicon dioxide and silicon nitride and their dielectric constants, see the "Semiconductor Glossary" at "http://www.semiconductorglossary.com/");

a floating gate 254 adjacent said dielectric layer 52;

Application/Control Number: 10/658,936

Art Unit: 2818

an oxide-nitride-oxide (ONO) laver 208 adjacent said floating gate 254; and a control gate 206 adjacent said ONO laver 208.

Regarding claim 3, Bhattacharyya discloses the flash memory cell wherein said silicon material 210 is selected from the group consisting of silicon dioxide, silicon oxynitride and silicon oxynitrate. See col. 13, lines 1-5.

Regarding claim 10, Bhattacharyya discloses a flash memory array comprising a memory cell, as shown in figs. 10-11, wherein the memory cell comprising:

a substrate comprising a source/drain regions 58;

a tunnel oxide layer 52 adjacent said substrate, said tunnel oxide layer 52 comprising a dielectric material (Si_3N_4 , col. 12, lines 55-58) having a dielectric constant ($k = 6 \sim 7$) greater than that of silicon dioxide (k = 3.9; for further properties of silicon dioxide and silicon nitride and their dielectric constants, see the "Semiconductor Glossary" at "http://www.semiconductorglossary.com/");

a layer 210 comprising a silicon material (ONO material, col. 13, lines 1-8) and adjacent said tunnel oxide layer 52;

a floating gate 254 adjacent said dielectric layer 52;

an oxide-nitride-oxide (ONO) laver 208 adjacent said floating gate 254; and a control gate 206 adjacent said ONO laver 208.

Application/Control Number: 10/658,936

Art Unit: 2818

Regarding claim 12, Bhattacharyya discloses the flash memory array wherein said silicon material 210 is selected from the group consisting of silicon dioxide, silicon oxynitride and silicon oxynitrate. See col. 13, lines 1-5.

Regarding claim 21, Bhattacharrya discloses a flash memory cell, as shown in figs. 10-11, comprising:

a substrate comprising a source/drain regions 58;

a first layer (first silicon dioxide layer in the stack 210 of silicon dioxide-silicon nitride-silicon dioxide, col. 12, lines 59-65) comprising a first silicon material and adjacent said substrate;

a dielectric layer 52 adjacent said first silicon layer (first silicon dioxide layer in the stack 210 of silicon dioxide-silicon nitride-silicon dioxide), said dielectric layer 52 comprising a dielectric material (Si_3N_4 , col. 12, lines 55-58) having a dielectric constant ($k = 6 \sim 7$) greater than that of silicon dioxide (k = 3.9; for further properties of silicon dioxide and silicon nitride and their dielectric constants, see the "Semiconductor Glossary" at "http://www.semiconductorglossary.com/");

a second layer (second silicon dioxide layer in the stack 210 of silicon dioxidesilicon nitride-silicon dioxide, col. 12, lines 59-65) comprising a first silicon material and adjacent said dielectric layer;

a floating gate 254 adjacent said dielectric layer 52;

an oxide-nitride-oxide (ONO) laver 208 adjacent said floating gate 254; and a control gate 206 adjacent said ONO laver 208.

Regarding claim 22, Bhattacharyya discloses the flash memory cell wherein said first silicon material is selected from the group consisting of silicon dioxide, silicon oxynitride and silicon oxynitrate. See col. 12, lines 59-65.

Regarding claim 23, Bhattacharryya discloses the flash memory cell wherein said second silicon material is selected from the group consisting of silicon dioxide, silicon oxynitride and silicon oxynitrate. See col. 12, lines 59-65.

Claim Rejections - 35 U.S.C. § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claim(s) 7, 8, 13, 24, and 25 are rejected under 35 U.S.C. 103 (a) as being unpatentable over U.S. Patent No. 6,713,810 (hereafter '810), in view of U.S. Patent No. 6,784,480 (hereafter '480), both to Bhattacharyya.

Regarding claims 7, 13, and 24, in '810, Bhattacharrya discloses the flash memory cell comprising all claimed limitations, except for the dielectric material comprising a metal oxide.

In '480, Bhattacharrya discloses memory device, as shown in figs. 1, 8, comprising a substrate 102 with source/drain regions 104/108, a gate structure having a layer 128 comprising a silicon material adjacent the substrate 102, and a dielectric layer 116 adjacent the layer 128 and the substrate 102, wherein the dielectric layer 116 comprising a metal oxide (Ta₂O₅, layer 124), or a composite of a metal oxide (Ta₂O₅, layer 124) and a material selected from the group consisting of silicon dioxide, silicon oxynitride and silicon oxynitrate (SiO₂, layer 122).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Bhattacharrya described in '810 to have a dielectric layer as that described in '480 in order to obtain finite probability of directly tunneling of electrons from the floating gate to the substrate, and also to provide additional barrier to charge transport off of the floating gate toward the substrate. See col. 7, lines 55-62 of '480.

Conclusion

8. THIS ACTION IS MADE FINAL. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date

Art Unit: 2818

the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dao Nguyen whose telephone number is (571)272-1791. The examiner can normally be reached on Monday-Friday 9:00am - 6:00pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms, can be reached on (571)272-1787. The fax numbers for all communication(s) is (571)273-8300.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-1625.

Supervisory Patent Examiner
Technology Center 2800

David Nelms

Dao H. Nguyen Art Unit 2818 August 10, 2005